# Impact of Alignment-Mark on Statistical Alignment Accuracy in E-beam lithography

Daewon Ha May 13, 2003

Dept. of Electrical Engineering and Computer Sciences Univ. of California, Berkeley, CA 94720, USA

- Motivation
- New Alignment Mark: Design & Layout
- Experimental Results & Discussion
- Conclusion

### **Motivation**

- Overlay accuracy of different mask levels increase.
- Due to the conventional CMOS process compatibility, materials for align-mark are limited (currently mesa-type Si<sub>.50</sub>Ge<sub>.50</sub>)
- However, mesa-type induces topology reducing subsequent process window (damaging align-mark)
- Goal:
  - Design align-mark to improve topology w/o increasing process complexity & compatibility

## 4

## Design Approach


- Requirement:
  - Maintain conv. CMOS process & materials compatibility.
  - Improve subsequent process-window.
  - Better overlay accuracy (if possible).
- Type, Pattern Size & Shape
  - Trench-type
  - Size: 120nm, 250nm, 500nm
  - Shape: Cross, Compact square A, B


## Layout




#### **Square-type A**

**Square-type B** 








	Cross	Square-A	Square-B	
Feature size	120/250/500 nm	120/250/500 nm	120/250/500 nm	
Total area	<b>400</b> μ <b>m</b> <sup>2</sup>	<b>7/30/120</b> μ <b>m</b> <sup>2</sup>	<b>1.4/6.3/25</b> μ <b>m</b> <sup>2</sup>	

## 1


### **Fabrication Sequence**




- Resist coating
  - KRS-XE (3000 rpm)
- Expose (dose split)
- Bake (1min 110°C)
- Develop (30sec)
- Dry etching
  - Cl<sub>2</sub> + HBr (2min)
- Resist ashing

### **Fabrication Result**


#### Plan-view SEM (type A)



#### **Trench type**




#### **AFM Measurement**



Zmin: 0.0	ormation: ) nm	Zmax:	358.5 nm	Scan Ra	inge: 19 μm	Resolut	ion: 200 x 200
- Result:		Line1					
	X(µm)	Y(μm)	Z(nm)				
Point1:	2.26	2.30	339.6	Da	pth =	250	5nm
Point2:	8.51	2.30	13.8	DE	pui –	330	.31111
Diff:	6.25	0.00	-325.8				
Length:		6.259 µm					
Pt Angle:		2.98°					
269.2 - os							
79.5- 179.5- 7							
0_						]	
	o	3.98	3	7.96 Dis	11.94 stance	15.	92 19.9 µ



## **Alignment Test**




- ☐ Si Trench align-marks may be used in E-beam!
- □ Alignment accuracy?


## -

## Alignment Accuracy (I)






#### Correlation (x & y)



- ☐ Conv. cross-shape cannot be used.
- □ Accuracy ~ signal/noise





## **Alignment Accuracy (II)**



- w/ resist: accuracy degraded (noise increase)
- ☐ Reducing scan area?

## **Alignment Accuracy (III)**





□ Reducing align-mark area improve accuracy

## Conclusion

- Si Trench align-marks can be used in E-beam.
  (CMOS process compatible, simpler process)
- Compact squares (type A, B)
  - $\checkmark$  achieve accuracy < 20nm (3  $\sigma$ ) [325x325 $\mu$ m<sup>2</sup>]
  - show better immunity to noise.
  - ✓ save chip area.
- Future work
  - Effect of Trench depth
  - > Optimize dimensions